In a memory architecture where each addressable unit is a single byte, this memory is described as:

Prepare for the GATE General Aptitude and CS Test. Study with comprehensive multiple-choice questions, each equipped with hints and explanations. Master your exam!

Multiple Choice

In a memory architecture where each addressable unit is a single byte, this memory is described as:

Explanation:
The key idea here is how memory is addressed: the addressable unit is the smallest chunk that can be accessed directly. If every address points to a single byte, the memory is byte-addressable. You move from one address to the next byte by incrementing the address, regardless of how much data a location can hold. If the unit were a word (often 2 or 4 bytes), it would be word-addressable; if the unit were a single bit or a nibble (4 bits), it would be bit-addressable or nibble-addressable, respectively. Since the given condition specifies a single-byte addressable unit, this memory is byte-addressable.

The key idea here is how memory is addressed: the addressable unit is the smallest chunk that can be accessed directly. If every address points to a single byte, the memory is byte-addressable. You move from one address to the next byte by incrementing the address, regardless of how much data a location can hold. If the unit were a word (often 2 or 4 bytes), it would be word-addressable; if the unit were a single bit or a nibble (4 bits), it would be bit-addressable or nibble-addressable, respectively. Since the given condition specifies a single-byte addressable unit, this memory is byte-addressable.

Subscribe

Get the latest from Examzify

You can unsubscribe at any time. Read our privacy policy